{"id":196,"date":"2022-06-28T08:30:44","date_gmt":"2022-06-28T08:30:44","guid":{"rendered":"https:\/\/admin.acceleratingscience.com\/semiconductors\/?p=196"},"modified":"2026-03-02T22:46:23","modified_gmt":"2026-03-02T22:46:23","slug":"advanced-semiconductor-packaging","status":"publish","type":"post","link":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/","title":{"rendered":"Advanced Semiconductor Packaging: Bringing Stacked Chips Together"},"content":{"rendered":"<p>For decades, the semiconductor industry has been defined by its ability to innovate. Each time it\u2019s faced new challenges, it\u2019s found innovative ways to overcome these and deliver greater performance to meet computing needs. Today, we\u2019re seeing this innovation continue as the advanced semiconductor packaging industry works to broaden the adoption of chiplets to deliver <a href=\"https:\/\/ter.li\/fruofd\">the next-generation of chip designs and packages<\/a>.<\/p>\n<p>Where historically integrated circuit (IC) vendors would design a chip that integrated more functions on the same die, for many, scaling planar 2D designs become extremely difficult and costly. This resulted in many pursuing advanced packaging strategies, such as 2.5D-IC, 3D-IC and 3D wafer-level packaging (3D-WLP), that combine chips at different process nodes and chiplets. For these vendors, advanced packaging provides a cost-effective way to enhance semiconductor device performance, develop solutions faster, and design customized solutions for specific applications and markets. While advanced semiconductor packaging technology has great potential, designing and manufacturing it is not without its challenges, as the integration of chips at different process nodes and chiplets is not a simple process.<\/p>\n<div id=\"attachment_198\" style=\"width: 1006px\" class=\"wp-caption aligncenter\"><img loading=\"lazy\" decoding=\"async\" aria-describedby=\"caption-attachment-198\" class=\"size-full wp-image-198\" src=\"http:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Process-node-costs-IBS-002.png\" alt=\"IC design costs over time, Source: IBS\" width=\"996\" height=\"518\" srcset=\"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Process-node-costs-IBS-002.png 996w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Process-node-costs-IBS-002-300x156.png 300w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Process-node-costs-IBS-002-768x399.png 768w\" sizes=\"auto, (max-width: 996px) 100vw, 996px\" \/><p id=\"caption-attachment-198\" class=\"wp-caption-text\">IC design costs over time, Source: IBS<\/p><\/div>\n<h2 style=\"font-size: 100%\"><strong>Advanced semiconductor packaging challenges<\/strong><\/h2>\n<p>For advanced packaging manufacturers, designing a stacked chip-based semiconductor device requires the product architecture, known-good die, die-to-die interconnects and robust manufacturing capabilities. Coupled with increasingly more complex 3D structures, identifying defects buried in the structure can be challenging. Examples of some of the challenges and encountered defects include:<\/p>\n<ul>\n<li>Die-level defects from metal shorts, particles and silicon cracks<\/li>\n<li>Wafer thinning and bonding issues related to grinding, wet etching and inter-die connections<\/li>\n<li>Through silicon via (TSV) formation problems attributable to TSV patterning, etching and filling<\/li>\n<li>Bump issues from shorts and metal protrusions<\/li>\n<li>Substrate problems attributed to via cracks, ball grid array (BGA) contamination and solder reflow<\/li>\n<\/ul>\n<p>When defects such as these occur, the result is often a non-functional semiconductor device or a device that will fail in the future.<\/p>\n<p><img loading=\"lazy\" decoding=\"async\" class=\"aligncenter wp-image-208\" src=\"http:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Untitled-design-50.png\" alt=\"Bonds and interposers exposed by physical failure analysis\" width=\"700\" height=\"441\" srcset=\"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Untitled-design-50.png 1000w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Untitled-design-50-300x189.png 300w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Untitled-design-50-768x484.png 768w\" sizes=\"auto, (max-width: 700px) 100vw, 700px\" \/><\/p>\n<p><img loading=\"lazy\" decoding=\"async\" class=\"aligncenter wp-image-209\" src=\"http:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Advanced-Packaging-TSV2-1024x997.jpg\" alt=\"Chip stacking through TSV exposed by physical failure analysis\" width=\"700\" height=\"682\" srcset=\"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Advanced-Packaging-TSV2-1024x997.jpg 1024w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Advanced-Packaging-TSV2-300x292.jpg 300w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Advanced-Packaging-TSV2-768x748.jpg 768w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Advanced-Packaging-TSV2.jpg 1155w\" sizes=\"auto, (max-width: 700px) 100vw, 700px\" \/><\/p>\n<p style=\"text-align: center\"><strong><em>Bumps, bonds and interposer, and chip stacking through TSV exposed by PFA analysis<\/em><\/strong><\/p>\n<p>To address these challenges, there is a need to see inside the device to accurately identify defects potentially impacting scrap costs, yields and performance. This is where a combination of electrical failure analysis (EFA) and physical failure analysis (PFA) solutions can be extremely beneficial in assisting advanced packaging vendors.<\/p>\n<h2 style=\"font-size: 100%\"><strong>Solutions for identifying defects<\/strong><\/h2>\n<p>For the user, an EFA solution such as the Thermo Scientific Elite System, provides fast and precise fault localization of defects with amplitude and phase data for x, y and z-dimensions. For root cause analysis, a PFA solution such as the Thermo Scientific Helios 5 PFIB provides Sub-nanometer SEM imaging resolution for visualization of small structures and features.<\/p>\n<p>Together, they provide a complete solution to assist advanced semiconductor packaging manufacturers in delivering the next generation of chip designs.<\/p>\n<p>For more information on this topic, please visit our <a href=\"https:\/\/ter.li\/fruofd\">Advanced Packaging webpage<\/a> or watch our on-demand SPARK webinar, <a href=\"https:\/\/ter.li\/aivgwu\">Unpacking Packaging Challenges<\/a>.<\/p>\n<p><a href=\"https:\/\/ter.li\/rke9vg\" target=\"_blank\" rel=\"noopener\"><img loading=\"lazy\" decoding=\"async\" class=\"aligncenter wp-image-518 size-full\" src=\"http:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/07\/Opt-in-Banner_1000x172.jpg\" alt=\"Subscribe to Thermo Fisher Scientific's semiconductor updates and resources\" width=\"1000\" height=\"172\" srcset=\"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/07\/Opt-in-Banner_1000x172.jpg 1000w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/07\/Opt-in-Banner_1000x172-300x52.jpg 300w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/07\/Opt-in-Banner_1000x172-768x132.jpg 768w\" sizes=\"auto, (max-width: 1000px) 100vw, 1000px\" \/><\/a><\/p>\n<hr \/>\n","protected":false},"excerpt":{"rendered":"<p>For decades, the semiconductor industry has been defined by its ability to innovate. Each time it\u2019s faced new challenges, it\u2019s found innovative ways to overcome these and deliver greater performance to meet computing needs. Today, we\u2019re seeing this innovation continue as the advanced semiconductor packaging industry works to broaden the adoption of chiplets to deliver<\/p>\n","protected":false},"author":1346,"featured_media":204,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"_kad_blocks_custom_css":"","_kad_blocks_head_custom_js":"","_kad_blocks_body_custom_js":"","_kad_blocks_footer_custom_js":"","_monsterinsights_skip_tracking":false,"_genesis_hide_title":false,"_genesis_hide_breadcrumbs":false,"_genesis_hide_singular_image":false,"_genesis_hide_footer_widgets":false,"_genesis_custom_body_class":"","_genesis_custom_post_class":"","_genesis_layout":"","_jetpack_newsletter_access":"","_jetpack_dont_email_post_to_subs":false,"_jetpack_newsletter_tier_id":0,"_jetpack_memberships_contains_paywalled_content":false,"_jetpack_feature_clip_id":0,"_jetpack_memberships_contains_paid_content":false,"footnotes":"","jetpack_post_was_ever_published":false},"categories":[20,25],"tags":[68,67,16,69],"division":[],"class_list":{"0":"post-196","1":"post","2":"type-post","3":"status-publish","4":"format-standard","5":"has-post-thumbnail","7":"category-failure-analysis","8":"category-general","9":"tag-advanced-packaging","10":"tag-devices","11":"tag-electronics-semiconductors","12":"tag-failure-analysis","13":"entry"},"_selected_authors":[1442],"_selected_reviewers":[],"acf":[],"yoast_head":"<!-- This site is optimized with the Yoast SEO Premium plugin v27.8 (Yoast SEO v27.8) - https:\/\/yoast.com\/product\/yoast-seo-premium-wordpress\/ -->\n<title>Advanced Semiconductor Packaging - Illuminating Semiconductors<\/title>\n<meta name=\"description\" content=\"The advanced semiconductor packaging industry is broadening the adoption of chiplets to deliver next-generation chip designs and packages.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Advanced Semiconductor Packaging: Bringing Stacked Chips Together\" \/>\n<meta property=\"og:description\" content=\"The advanced semiconductor packaging industry is broadening the adoption of chiplets to deliver next-generation chip designs and packages.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/\" \/>\n<meta property=\"og:site_name\" content=\"Illuminating Semiconductors\" \/>\n<meta property=\"article:publisher\" content=\"https:\/\/www.facebook.com\/thermofisher\" \/>\n<meta property=\"article:published_time\" content=\"2022-06-28T08:30:44+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2026-03-02T22:46:23+00:00\" \/>\n<meta property=\"og:image\" content=\"http:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Untitled-design-49.png\" \/>\n\t<meta property=\"og:image:width\" content=\"1200\" \/>\n\t<meta property=\"og:image:height\" content=\"630\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/png\" \/>\n<meta name=\"author\" content=\"David Akerson\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:creator\" content=\"@thermofisher\" \/>\n<meta name=\"twitter:site\" content=\"@thermofisher\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"David Akerson\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"4 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/advanced-semiconductor-packaging\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/advanced-semiconductor-packaging\\\/\"},\"author\":{\"name\":\"David Akerson\",\"@id\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/#\\\/schema\\\/person\\\/b91bc8112f51bf4b21fd8f34d1fc1aa8\"},\"headline\":\"Advanced Semiconductor Packaging: Bringing Stacked Chips Together\",\"datePublished\":\"2022-06-28T08:30:44+00:00\",\"dateModified\":\"2026-03-02T22:46:23+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/advanced-semiconductor-packaging\\\/\"},\"wordCount\":495,\"commentCount\":0,\"image\":{\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/advanced-semiconductor-packaging\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/wp-content\\\/uploads\\\/sites\\\/23\\\/2022\\\/06\\\/Untitled-design-49.png\",\"keywords\":[\"Advanced packaging\",\"Devices\",\"Electronics\\\/Semiconductors\",\"Failure Analysis\"],\"articleSection\":[\"Failure Analysis\",\"General\"],\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/advanced-semiconductor-packaging\\\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/advanced-semiconductor-packaging\\\/\",\"url\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/advanced-semiconductor-packaging\\\/\",\"name\":\"Advanced Semiconductor Packaging - Illuminating Semiconductors\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/advanced-semiconductor-packaging\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/advanced-semiconductor-packaging\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/wp-content\\\/uploads\\\/sites\\\/23\\\/2022\\\/06\\\/Untitled-design-49.png\",\"datePublished\":\"2022-06-28T08:30:44+00:00\",\"dateModified\":\"2026-03-02T22:46:23+00:00\",\"author\":{\"@id\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/#\\\/schema\\\/person\\\/b91bc8112f51bf4b21fd8f34d1fc1aa8\"},\"description\":\"The advanced semiconductor packaging industry is broadening the adoption of chiplets to deliver next-generation chip designs and packages.\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/advanced-semiconductor-packaging\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/advanced-semiconductor-packaging\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/advanced-semiconductor-packaging\\\/#primaryimage\",\"url\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/wp-content\\\/uploads\\\/sites\\\/23\\\/2022\\\/06\\\/Untitled-design-49.png\",\"contentUrl\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/wp-content\\\/uploads\\\/sites\\\/23\\\/2022\\\/06\\\/Untitled-design-49.png\",\"width\":1200,\"height\":630,\"caption\":\"Advanced semiconductor packaging chip stack\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/advanced-semiconductor-packaging\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Advanced Semiconductor Packaging: Bringing Stacked Chips Together\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/#website\",\"url\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/\",\"name\":\"Illuminating Semiconductors\",\"description\":\"Semiconductor manufacturing stories and solutions about a more connected, more autonomous, and smarter world\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/#\\\/schema\\\/person\\\/b91bc8112f51bf4b21fd8f34d1fc1aa8\",\"name\":\"David Akerson\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/39d597a7fc85d84d2828cb36c1542420e027f9e79f81ac612d1291be2df9eedd?s=96&d=mm&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/39d597a7fc85d84d2828cb36c1542420e027f9e79f81ac612d1291be2df9eedd?s=96&d=mm&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/39d597a7fc85d84d2828cb36c1542420e027f9e79f81ac612d1291be2df9eedd?s=96&d=mm&r=g\",\"caption\":\"David Akerson\"},\"url\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/author\\\/davidakerson\\\/\"}]}<\/script>\n<!-- \/ Yoast SEO Premium plugin. -->","yoast_head_json":{"title":"Advanced Semiconductor Packaging - Illuminating Semiconductors","description":"The advanced semiconductor packaging industry is broadening the adoption of chiplets to deliver next-generation chip designs and packages.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/","og_locale":"en_US","og_type":"article","og_title":"Advanced Semiconductor Packaging: Bringing Stacked Chips Together","og_description":"The advanced semiconductor packaging industry is broadening the adoption of chiplets to deliver next-generation chip designs and packages.","og_url":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/","og_site_name":"Illuminating Semiconductors","article_publisher":"https:\/\/www.facebook.com\/thermofisher","article_published_time":"2022-06-28T08:30:44+00:00","article_modified_time":"2026-03-02T22:46:23+00:00","og_image":[{"width":1200,"height":630,"url":"http:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Untitled-design-49.png","type":"image\/png"}],"author":"David Akerson","twitter_card":"summary_large_image","twitter_creator":"@thermofisher","twitter_site":"@thermofisher","twitter_misc":{"Written by":"David Akerson","Est. reading time":"4 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/#article","isPartOf":{"@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/"},"author":{"name":"David Akerson","@id":"https:\/\/admin.acceleratingscience.com\/semiconductors\/#\/schema\/person\/b91bc8112f51bf4b21fd8f34d1fc1aa8"},"headline":"Advanced Semiconductor Packaging: Bringing Stacked Chips Together","datePublished":"2022-06-28T08:30:44+00:00","dateModified":"2026-03-02T22:46:23+00:00","mainEntityOfPage":{"@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/"},"wordCount":495,"commentCount":0,"image":{"@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/#primaryimage"},"thumbnailUrl":"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Untitled-design-49.png","keywords":["Advanced packaging","Devices","Electronics\/Semiconductors","Failure Analysis"],"articleSection":["Failure Analysis","General"],"inLanguage":"en-US","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/","url":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/","name":"Advanced Semiconductor Packaging - Illuminating Semiconductors","isPartOf":{"@id":"https:\/\/admin.acceleratingscience.com\/semiconductors\/#website"},"primaryImageOfPage":{"@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/#primaryimage"},"image":{"@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/#primaryimage"},"thumbnailUrl":"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Untitled-design-49.png","datePublished":"2022-06-28T08:30:44+00:00","dateModified":"2026-03-02T22:46:23+00:00","author":{"@id":"https:\/\/admin.acceleratingscience.com\/semiconductors\/#\/schema\/person\/b91bc8112f51bf4b21fd8f34d1fc1aa8"},"description":"The advanced semiconductor packaging industry is broadening the adoption of chiplets to deliver next-generation chip designs and packages.","breadcrumb":{"@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/#primaryimage","url":"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Untitled-design-49.png","contentUrl":"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Untitled-design-49.png","width":1200,"height":630,"caption":"Advanced semiconductor packaging chip stack"},{"@type":"BreadcrumbList","@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-semiconductor-packaging\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/admin.acceleratingscience.com\/semiconductors\/"},{"@type":"ListItem","position":2,"name":"Advanced Semiconductor Packaging: Bringing Stacked Chips Together"}]},{"@type":"WebSite","@id":"https:\/\/admin.acceleratingscience.com\/semiconductors\/#website","url":"https:\/\/admin.acceleratingscience.com\/semiconductors\/","name":"Illuminating Semiconductors","description":"Semiconductor manufacturing stories and solutions about a more connected, more autonomous, and smarter world","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/admin.acceleratingscience.com\/semiconductors\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Person","@id":"https:\/\/admin.acceleratingscience.com\/semiconductors\/#\/schema\/person\/b91bc8112f51bf4b21fd8f34d1fc1aa8","name":"David Akerson","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/39d597a7fc85d84d2828cb36c1542420e027f9e79f81ac612d1291be2df9eedd?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/39d597a7fc85d84d2828cb36c1542420e027f9e79f81ac612d1291be2df9eedd?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/39d597a7fc85d84d2828cb36c1542420e027f9e79f81ac612d1291be2df9eedd?s=96&d=mm&r=g","caption":"David Akerson"},"url":"https:\/\/admin.acceleratingscience.com\/author\/davidakerson\/"}]}},"taxonomy_info":{"category":[{"value":20,"label":"Failure Analysis"},{"value":25,"label":"General"}],"post_tag":[{"value":68,"label":"Advanced packaging"},{"value":67,"label":"Devices"},{"value":16,"label":"Electronics\/Semiconductors"},{"value":69,"label":"Failure Analysis"}]},"featured_image_src_large":["https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Untitled-design-49-1024x538.png",760,399,true],"author_info":{"display_name":"David Akerson","author_link":"https:\/\/admin.acceleratingscience.com\/author\/davidakerson\/"},"comment_info":0,"category_info":[{"term_id":20,"name":"Failure Analysis","slug":"failure-analysis","term_group":0,"term_taxonomy_id":20,"taxonomy":"category","description":"","parent":0,"count":14,"filter":"raw","meta":[],"cat_ID":20,"category_count":14,"category_description":"","cat_name":"Failure Analysis","category_nicename":"failure-analysis","category_parent":0},{"term_id":25,"name":"General","slug":"general","term_group":0,"term_taxonomy_id":25,"taxonomy":"category","description":"","parent":0,"count":13,"filter":"raw","meta":[],"cat_ID":25,"category_count":13,"category_description":"","cat_name":"General","category_nicename":"general","category_parent":0}],"tag_info":[{"term_id":68,"name":"Advanced packaging","slug":"advanced-packaging","term_group":0,"term_taxonomy_id":68,"taxonomy":"post_tag","description":"","parent":0,"count":3,"filter":"raw","meta":[]},{"term_id":67,"name":"Devices","slug":"devices","term_group":0,"term_taxonomy_id":67,"taxonomy":"post_tag","description":"","parent":0,"count":1,"filter":"raw","meta":[]},{"term_id":16,"name":"Electronics\/Semiconductors","slug":"electronics-semiconductors","term_group":0,"term_taxonomy_id":16,"taxonomy":"post_tag","description":"","parent":0,"count":25,"filter":"raw","meta":[]},{"term_id":69,"name":"Failure Analysis","slug":"failure-analysis","term_group":0,"term_taxonomy_id":69,"taxonomy":"post_tag","description":"","parent":0,"count":6,"filter":"raw","meta":[]}],"jetpack-related-posts":[{"id":1025,"url":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-packaging-failure-mechanisms-in-the-ai-era-why-reliability-is-shifting-in-2-5d-and-3d-designs\/","url_meta":{"origin":196,"position":0},"title":"Advanced Packaging Failure Mechanisms in the AI Era: Why Reliability Is Shifting in 2.5D and 3D Designs","author":"Vinay S","date":"May 4, 2026","format":false,"excerpt":"Artificial intelligence (AI) is reshaping semiconductor design. As transistor scaling slows, performance gains are increasingly driven by advanced packaging, especially 2.5D interposers, 3D stacking, hybrid bonding, and high-bandwidth memory (HBM) integration. But this shift is doing more than increasing compute density. This move towards advanced packaging is also fundamentally changing\u2026","rel":"","context":"In &quot;Advanced Packaging&quot;","block_context":{"text":"Advanced Packaging","link":"https:\/\/admin.acceleratingscience.com\/semiconductors\/semiconductor\/advanced-packaging\/"},"img":{"alt_text":"Advanced Packaging Failure Mechanisms in the AI Era: Why Reliability Is Shifting in 2.5D and 3D Designs","src":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/05\/why-ai-demands-blog-header-1920x450-1.png?resize=350%2C200&ssl=1","width":350,"height":200,"srcset":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/05\/why-ai-demands-blog-header-1920x450-1.png?resize=350%2C200&ssl=1 1x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/05\/why-ai-demands-blog-header-1920x450-1.png?resize=525%2C300&ssl=1 1.5x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/05\/why-ai-demands-blog-header-1920x450-1.png?resize=700%2C400&ssl=1 2x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/05\/why-ai-demands-blog-header-1920x450-1.png?resize=1050%2C600&ssl=1 3x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/05\/why-ai-demands-blog-header-1920x450-1.png?resize=1400%2C800&ssl=1 4x"},"classes":[]},{"id":1047,"url":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/non-destructive-semiconductor-defect-detection-advanced-packaging-technology\/","url_meta":{"origin":196,"position":1},"title":"Non-Destructive Semiconductor Defect Detection\u00a0in\u00a0Advanced Packaging\u00a0Technology","author":"Swarnim Rawat","date":"July 1, 2026","format":false,"excerpt":"Key highlights Compared to conventional package designs, semiconductor defect detection\u00a0is\u00a0more difficult\u00a0for\u00a0advanced packaging\u00a0because failure sites are smaller,\u00a0more deeply embedded, and\u00a0are\u00a0distributed across more material interfaces\u00a0 Non-destructive techniques such as X-ray computed tomography, scanning acoustic microscopy, and lock-in thermography provide critical information on advanced\u00a0packages\u00a0that can\u00a0facilitate\u00a0higher-resolution analysis with destructive techniques\u00a0 A full workflow that\u2026","rel":"","context":"In &quot;Advanced Packaging&quot;","block_context":{"text":"Advanced Packaging","link":"https:\/\/admin.acceleratingscience.com\/semiconductors\/semiconductor\/advanced-packaging\/"},"img":{"alt_text":"Advanced packaging","src":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/07\/advanced-packaging-social-1080x1080-1.jpg?resize=350%2C200&ssl=1","width":350,"height":200,"srcset":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/07\/advanced-packaging-social-1080x1080-1.jpg?resize=350%2C200&ssl=1 1x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/07\/advanced-packaging-social-1080x1080-1.jpg?resize=525%2C300&ssl=1 1.5x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/07\/advanced-packaging-social-1080x1080-1.jpg?resize=700%2C400&ssl=1 2x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/07\/advanced-packaging-social-1080x1080-1.jpg?resize=1050%2C600&ssl=1 3x"},"classes":[]},{"id":471,"url":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/tem-lamella-preparation-dictates-semiconductor-data-quality\/","url_meta":{"origin":196,"position":2},"title":"High-Quality TEM Lamella Preparation: Critical Factors and Best Practices","author":"David Akerson","date":"September 2, 2025","format":false,"excerpt":"Introduction: The quality of transmission electron microscopy (TEM) lamella preparation directly determines the accuracy and reliability of semiconductor characterization, metrology, and failure analysis data. This article examines the key challenges and solutions in creating high-quality TEM samples for advanced semiconductor applications. Why is TEM sample quality so critical now? The\u2026","rel":"","context":"In &quot;DualBeam (FIB-SEM)&quot;","block_context":{"text":"DualBeam (FIB-SEM)","link":"https:\/\/admin.acceleratingscience.com\/semiconductors\/dualbeam-fib-sem\/"},"img":{"alt_text":"TEM lamella preparation","src":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/06\/Helios-5-Fam-Social-Three_1200x630-no-text-no-logo.jpg?resize=350%2C200&ssl=1","width":350,"height":200,"srcset":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/06\/Helios-5-Fam-Social-Three_1200x630-no-text-no-logo.jpg?resize=350%2C200&ssl=1 1x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/06\/Helios-5-Fam-Social-Three_1200x630-no-text-no-logo.jpg?resize=525%2C300&ssl=1 1.5x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/06\/Helios-5-Fam-Social-Three_1200x630-no-text-no-logo.jpg?resize=700%2C400&ssl=1 2x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/06\/Helios-5-Fam-Social-Three_1200x630-no-text-no-logo.jpg?resize=1050%2C600&ssl=1 3x"},"classes":[]},{"id":625,"url":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/dram-device-dram-fabrication-tem-metrology\/","url_meta":{"origin":196,"position":3},"title":"Enhancing High-Volume DRAM Manufacturing with Automated TEM Metrology and Characterization","author":"Xiaoting Gu","date":"November 6, 2025","format":false,"excerpt":"Dynamic random-access memory (DRAM) plays a crucial role in computing devices, providing fast access to essential data and allowing them to operate at peak performance. For DRAM device manufacturers, scaling is important as it enables lower cost per unit area by enabling reductions in DRAM cell size. However, as DRAM\u2026","rel":"","context":"In &quot;Failure Analysis&quot;","block_context":{"text":"Failure Analysis","link":"https:\/\/admin.acceleratingscience.com\/semiconductors\/failure-analysis\/"},"img":{"alt_text":"DRAM memory","src":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2024\/04\/DRAM-TEM-Metrology-Blog-Social_1200x630.jpg?resize=350%2C200&ssl=1","width":350,"height":200,"srcset":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2024\/04\/DRAM-TEM-Metrology-Blog-Social_1200x630.jpg?resize=350%2C200&ssl=1 1x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2024\/04\/DRAM-TEM-Metrology-Blog-Social_1200x630.jpg?resize=525%2C300&ssl=1 1.5x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2024\/04\/DRAM-TEM-Metrology-Blog-Social_1200x630.jpg?resize=700%2C400&ssl=1 2x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2024\/04\/DRAM-TEM-Metrology-Blog-Social_1200x630.jpg?resize=1050%2C600&ssl=1 3x"},"classes":[]},{"id":892,"url":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/faster-time-to-data-in-the-fab-with-multi-ion-species-plasma-fib\/","url_meta":{"origin":196,"position":4},"title":"Faster time to data in the fab with multi-ion species plasma FIB","author":"Swarnim Rawat","date":"October 6, 2025","format":false,"excerpt":"This quarter, I am excited to share the news about a newly released system from Thermo Fisher Scientific that will help accelerate yield ramp and address bottlenecks in fab process control. Process engineers are under intense pressure to tune fab equipment to maximize yield, but things do not always go\u2026","rel":"","context":"In &quot;General&quot;","block_context":{"text":"General","link":"https:\/\/admin.acceleratingscience.com\/semiconductors\/general\/"},"img":{"alt_text":"","src":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2025\/10\/MX1-POV-Blog-Header_1920x450.png?resize=350%2C200&ssl=1","width":350,"height":200,"srcset":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2025\/10\/MX1-POV-Blog-Header_1920x450.png?resize=350%2C200&ssl=1 1x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2025\/10\/MX1-POV-Blog-Header_1920x450.png?resize=525%2C300&ssl=1 1.5x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2025\/10\/MX1-POV-Blog-Header_1920x450.png?resize=700%2C400&ssl=1 2x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2025\/10\/MX1-POV-Blog-Header_1920x450.png?resize=1050%2C600&ssl=1 3x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2025\/10\/MX1-POV-Blog-Header_1920x450.png?resize=1400%2C800&ssl=1 4x"},"classes":[]}],"jetpack_sharing_enabled":true,"jetpack_featured_media_url":"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2022\/06\/Untitled-design-49.png","_links":{"self":[{"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/posts\/196","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/users\/1346"}],"replies":[{"embeddable":true,"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/comments?post=196"}],"version-history":[{"count":0,"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/posts\/196\/revisions"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/media\/204"}],"wp:attachment":[{"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/media?parent=196"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/categories?post=196"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/tags?post=196"},{"taxonomy":"division","embeddable":true,"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/division?post=196"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}