{"id":270,"date":"2023-02-08T14:58:19","date_gmt":"2023-02-08T14:58:19","guid":{"rendered":"https:\/\/admin.acceleratingscience.com\/semiconductors\/?p=270"},"modified":"2026-03-02T20:43:40","modified_gmt":"2026-03-02T20:43:40","slug":"3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing","status":"publish","type":"post","link":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/","title":{"rendered":"How Advanced Metrology Workflows Solve Critical 3D NAND Structure Challenges"},"content":{"rendered":"<h2 style=\"font-size: 50%;height: 5px;color: white\">Advanced metrology for 3D NAND structure manufacturing<\/h2>\n<p><em>In this blog post, learn how the design of a modern 3D NAND structure creates unique semiconductor manufacturing challenges, and the advanced 3D metrology solutions available to overcome them. <\/em><\/p>\n<p><em>Additional resources:<\/em><\/p>\n<ul>\n<li><a href=\"https:\/\/ter.li\/ux5f09\"><em>Semiconductor 3D NAND whitepaper<\/em><\/a><\/li>\n<li><a href=\"https:\/\/admin.acceleratingscience.com\/semiconductors\/3d-nand-flash-technology\/\"><em>3D NAND Flash Technology blog post<\/em><\/a><\/li>\n<\/ul>\n<p>Next-generation 3D NAND devices are getting taller with more layers of stacked memory cells in the vertical direction. Meanwhile, the pitch size between the memory cells continues to shrink in the horizontal direction. This three-dimensional scaling generates tall and high-aspect-ratio (HAR) 3D NAND structures that create unique manufacturing and metrology challenges.<\/p>\n<div id=\"attachment_272\" style=\"width: 2410px\" class=\"wp-caption aligncenter\"><img loading=\"lazy\" decoding=\"async\" aria-describedby=\"caption-attachment-272\" class=\"wp-image-272 size-full\" title=\"3D NAND structure manufacturing challenges\" src=\"http:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-1_2400x1200.jpg\" alt=\"3D NAND structure manufacturing challenges\" width=\"2400\" height=\"1200\" srcset=\"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-1_2400x1200.jpg 2400w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-1_2400x1200-300x150.jpg 300w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-1_2400x1200-1024x512.jpg 1024w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-1_2400x1200-768x384.jpg 768w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-1_2400x1200-1536x768.jpg 1536w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-1_2400x1200-2048x1024.jpg 2048w\" sizes=\"auto, (max-width: 2400px) 100vw, 2400px\" \/><p id=\"caption-attachment-272\" class=\"wp-caption-text\">Figure 1. 3D NAND structure manufacturing challenges at each step<\/p><\/div>\n<h2 style=\"font-size: 100%\"><strong>Identifying 3D NAND structure manufacturing concerns<\/strong><\/h2>\n<p>On the manufacturing side, 3D NAND devices go through several critical steps, including channel hole etch, cell deposition, die stacking, slit and staircase formation, etc. At each step, manufacturing requires a high degree of precision and process control.\u00a0 For instance, channel hole etch is a very exacting process that can be plagued by well-known issues such as bowing, tilt, twist, and incomplete etch as illustrated in figure 1. When these issues occur, they can result in columns touching and a corresponding bit failure.<\/p>\n<h2 style=\"font-size: 100%\"><strong>Addressing 3D metrology data concerns<\/strong><\/h2>\n<p>On the metrology side, fabs struggle with understanding the behavior and performance of these HAR structures due to difficulties with accessing 3D metrology data. Current solutions, such as Optical CD (OCD) and CD-SAXS, cannot provide direct measurements of small critical dimensions (CDs) hidden within the 3D structure. The main limitation is that they don\u2019t have the ability to provide direct metrology data to accurately analyze local CD, such as channel-hole-to-channel-hole variations. This information is especially important for process development and fast yield ramp.<\/p>\n<h2 style=\"font-size: 100%\"><strong>SEM and TEM metrology workflows for solving 3D NAND structure challenges<\/strong><\/h2>\n<p>Fortunately, data of 3D NAND structures can be obtained by utilizing scanning electron microscopy (SEM) and transmission electron microscopy (TEM).\u00a0 At each process step, SEM-and-TEM-based workflows can provide direct measurements of the hidden CDs from the top to the bottom of the memory stack with sub-nanometer or sub-angstrom resolution. The data can then be used to create high-accuracy reference data, which is critical for process optimization and control. By sampling from multiple areas across the wafer, thousands of CDs per location are captured, allowing for the complete statistical analysis of critical process performance metrics like ONO layer thickness, bow CD, twist, tilt, and taper for a specific site.<\/p>\n<div id=\"attachment_274\" style=\"width: 2410px\" class=\"wp-caption aligncenter\"><img loading=\"lazy\" decoding=\"async\" aria-describedby=\"caption-attachment-274\" class=\"wp-image-274 size-full\" title=\"SEM and TEM based metrology for each NAND process step\" src=\"http:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-2_2400x1200.jpg\" alt=\"SEM and TEM based metrology for each NAND process step\" width=\"2400\" height=\"1200\" srcset=\"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-2_2400x1200.jpg 2400w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-2_2400x1200-300x150.jpg 300w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-2_2400x1200-1024x512.jpg 1024w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-2_2400x1200-768x384.jpg 768w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-2_2400x1200-1536x768.jpg 1536w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-2_2400x1200-2048x1024.jpg 2048w\" sizes=\"auto, (max-width: 2400px) 100vw, 2400px\" \/><p id=\"caption-attachment-274\" class=\"wp-caption-text\">Figure 2. SEM and TEM based metrology for each process step listed in Figure 1<\/p><\/div>\n<p>Depending upon the process step and the required accuracy, fabs can choose either SEM-or-TEM-based metrology workflows, but often choose a combination of both to provide the most comprehensive results and solve critical challenges for all process steps as shown in Figure 2.<\/p>\n<p>Although TEM-based metrology has the highest accuracy, for a few key process steps, SEM-based metrology with assistance of in-line focused ion beam (FIB) capabilities may provide a faster turnaround for obtaining high volume 3D metrology data.<\/p>\n<h2 style=\"font-size: 100%\"><strong>Channel hole etch challenges: a SEM metrology case study<\/strong><\/h2>\n<p>Understanding and controlling the HAR etch process relies on through-stack metrology data from the 3D NAND structures top to the bottom. A SEM metrology workflow based upon Xenon plasma FIB delayering technique solves this metrology challenge by removing material layer-by-layer while acquiring SEM images for metrology measurements. In this example, a 30 um by 30 um region of the memory array was targeted on a commercial double-deck 3D NAND device (Figure 3), and the HAR structure was delayered.<\/p>\n<p>A proprietary gas chemistry was injected at the region of interest to ensure planarity and smoothness at each layer until the targeted region was delayered to the bottom of the memory stack. At each layer, a high-resolution SEM image was automatically acquired to provide metrology source images for the entire volume.<\/p>\n<p>The SEM images were then analyzed with Thermo Fisher Metrology and <a href=\"https:\/\/ter.li\/zizwb9\">Avizo Software<\/a> to extract key parameters for 3D profiling and reconstruction.<\/p>\n<div id=\"attachment_280\" style=\"width: 460px\" class=\"wp-caption aligncenter\"><img loading=\"lazy\" decoding=\"async\" aria-describedby=\"caption-attachment-280\" class=\"wp-image-280\" title=\"Targeted memory array on a 3D NAND device\" src=\"http:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-3_2400x1200.jpg\" alt=\"Targeted memory array on a 3D NAND device\" width=\"450\" height=\"304\" srcset=\"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-3_2400x1200.jpg 669w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-3_2400x1200-300x203.jpg 300w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-3_2400x1200-96x65.jpg 96w\" sizes=\"auto, (max-width: 450px) 100vw, 450px\" \/><p id=\"caption-attachment-280\" class=\"wp-caption-text\">Figure 3. Targeted memory array on a commercial 3D NAND Device<\/p><\/div>\n<p>The data is shown in Figure 3 and was obtained by analyzing the nearest neighbors and centers of approximately 170 memory holes in global coordinates on the SEM images through 144 layers in the targeted region.<\/p>\n<p>The data tells us the average tilt increases through the stack and the local tilt varies between the left and right containers in Figure 3. In addition, the etch process is more consistent among all the memory holes at the top of the stack by showing less standard deviation compared to the bottom of each deck, and a mismatch of junction overlay (about 17 nm) at the deck interface was also captured by this technique.<\/p>\n<div id=\"attachment_279\" style=\"width: 369px\" class=\"wp-caption aligncenter\"><img loading=\"lazy\" decoding=\"async\" aria-describedby=\"caption-attachment-279\" class=\"wp-image-279 size-full\" title=\"Highly localized CD variations on a 3D NAND device\" src=\"http:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-4_2400x1200.jpg\" alt=\"Highly localized CD variations on a 3D NAND device\" width=\"359\" height=\"415\" srcset=\"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-4_2400x1200.jpg 359w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-4_2400x1200-260x300.jpg 260w\" sizes=\"auto, (max-width: 359px) 100vw, 359px\" \/><p id=\"caption-attachment-279\" class=\"wp-caption-text\">Figure 4. Highly localized CD variations on commercial 3D NAND device<\/p><\/div>\n<p>With this approach, fabs can make direct measurements on the memory cells through each layer to provide high-accuracy reference data for other metrology solutions, while also obtaining highly localized CD variation measurements other metrology solutions fail to provide.<\/p>\n<p>This methodology provides a clear and complete understanding of in-stack parameters to inform process trend and distribution analyses. The fully automated tilting stage enables a seamless workflow of FIB delayering and SEM imaging to obtain the 3D volume data with the highest throughput. The SEM also allows the users to stop on any layers through the stack for targeted sampling and comparison, which provides more sampling as needed.<\/p>\n<p><strong><em>Learn more about this SEM delayering and metrology workflow conducted on the Thermo Scientific Helios 5 PXL in our <\/em><\/strong><a href=\"https:\/\/ter.li\/uonsnj\"><em>2022 FCMN Conference presentation<\/em><\/a>*<strong><em> and our <\/em><\/strong><a href=\"https:\/\/ter.li\/ux5f09\"><em>semiconductor 3D NAND whitepaper<\/em><\/a>.<\/p>\n<p>Thermo Fisher Scientific is the world-leading <a href=\"https:\/\/ter.li\/ejystu\">metrology solution provider<\/a> for 3D NAND development and manufacturing including SEM and TEM based workflow solutions.<\/p>\n<div id=\"attachment_276\" style=\"width: 2410px\" class=\"wp-caption aligncenter\"><img loading=\"lazy\" decoding=\"async\" aria-describedby=\"caption-attachment-276\" class=\"wp-image-276 size-full\" title=\"Infographic: Thermo Fisher Metrology Solutions for 3D NAND structure analysis\" src=\"http:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-5_2400x1200.jpg\" alt=\"Infographic: Thermo Fisher Metrology Solutions for 3D NAND structure analysis\" width=\"2400\" height=\"1200\" srcset=\"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-5_2400x1200.jpg 2400w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-5_2400x1200-300x150.jpg 300w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-5_2400x1200-1024x512.jpg 1024w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-5_2400x1200-768x384.jpg 768w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-5_2400x1200-1536x768.jpg 1536w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-5_2400x1200-2048x1024.jpg 2048w\" sizes=\"auto, (max-width: 2400px) 100vw, 2400px\" \/><p id=\"caption-attachment-276\" class=\"wp-caption-text\">Infographic: Thermo Fisher Metrology Solutions for 3D NAND<\/p><\/div>\n<p>*Paper presented at FCMN 2022: 3D Profiling Memory Holes with Delayering by co-authors: <span data-scheme-color=\"@222222,1,\" data-usefontface=\"false\" data-contrast=\"none\">Zhenxin Zhong,\u00a0Minkook\u00a0Kim,\u00a0Umesh Adiga,\u00a0Arun Sundar, Melissa Mullen,\u00a0<\/span><span data-scheme-color=\"@222222,1,\" data-usefontface=\"false\" data-contrast=\"none\">Binxing<\/span><span data-scheme-color=\"@222222,1,\" data-usefontface=\"false\" data-contrast=\"none\">\u00a0Wu,\u00a0Ruixin\u00a0Zhang,<\/span>\u200b <span data-scheme-color=\"@222222,1,\" data-usefontface=\"false\" data-contrast=\"none\">Sean Zumwalt, David Tien<\/span><\/p>\n<p><a href=\"https:\/\/ter.li\/rke9vg\" target=\"_blank\" rel=\"noopener\"><img loading=\"lazy\" decoding=\"async\" class=\"aligncenter wp-image-518 size-full\" src=\"http:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/07\/Opt-in-Banner_1000x172.jpg\" alt=\"Subscribe to Thermo Fisher Scientific's semiconductor updates and resources\" width=\"1000\" height=\"172\" srcset=\"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/07\/Opt-in-Banner_1000x172.jpg 1000w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/07\/Opt-in-Banner_1000x172-300x52.jpg 300w, https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/07\/Opt-in-Banner_1000x172-768x132.jpg 768w\" sizes=\"auto, (max-width: 1000px) 100vw, 1000px\" \/><\/a><\/p>\n<p>\/\/<\/p>\n<p><em>Written in collaboration with Xiaoting Gu, Sr. Market Development Manager at Thermo Fisher Scientific.<\/em><\/p>\n","protected":false},"excerpt":{"rendered":"<p>Advanced metrology for 3D NAND structure manufacturing In this blog post, learn how the design of a modern 3D NAND structure creates unique semiconductor manufacturing challenges, and the advanced 3D metrology solutions available to overcome them. Additional resources: Semiconductor 3D NAND whitepaper 3D NAND Flash Technology blog post Next-generation 3D NAND devices are getting taller<\/p>\n","protected":false},"author":1518,"featured_media":283,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"_kad_blocks_custom_css":"","_kad_blocks_head_custom_js":"","_kad_blocks_body_custom_js":"","_kad_blocks_footer_custom_js":"","_monsterinsights_skip_tracking":false,"_genesis_hide_title":false,"_genesis_hide_breadcrumbs":false,"_genesis_hide_singular_image":false,"_genesis_hide_footer_widgets":false,"_genesis_custom_body_class":"","_genesis_custom_post_class":"","_genesis_layout":"","_jetpack_newsletter_access":"","_jetpack_dont_email_post_to_subs":false,"_jetpack_newsletter_tier_id":0,"_jetpack_memberships_contains_paywalled_content":false,"_jetpack_feature_clip_id":0,"_jetpack_memberships_contains_paid_content":false,"footnotes":"","jetpack_post_was_ever_published":false},"categories":[17,20,25,19],"tags":[93,16,69,94,95],"division":[],"class_list":{"0":"post-270","1":"post","2":"type-post","3":"status-publish","4":"format-standard","5":"has-post-thumbnail","7":"category-dualbeam-fib-sem","8":"category-failure-analysis","9":"category-general","10":"category-semiconductor","11":"tag-3d-nand","12":"tag-electronics-semiconductors","13":"tag-failure-analysis","14":"tag-fib","15":"tag-sem","16":"entry"},"_selected_authors":[1377],"_selected_reviewers":[],"acf":[],"yoast_head":"<!-- This site is optimized with the Yoast SEO Premium plugin v27.8 (Yoast SEO v27.8) - https:\/\/yoast.com\/product\/yoast-seo-premium-wordpress\/ -->\n<title>3D NAND Structure - 3D Metrology - Illuminating Semiconductors<\/title>\n<meta name=\"description\" content=\"Modern 3D NAND structure design creates unique semiconductor manufacturing challenges. Advanced 3D metrology solutions help overcome them.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"How Advanced Metrology Workflows Solve Critical 3D NAND Structure Challenges\" \/>\n<meta property=\"og:description\" content=\"Modern 3D NAND structure design creates unique semiconductor manufacturing challenges. Advanced 3D metrology solutions help overcome them.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/\" \/>\n<meta property=\"og:site_name\" content=\"Illuminating Semiconductors\" \/>\n<meta property=\"article:publisher\" content=\"https:\/\/www.facebook.com\/thermofisher\" \/>\n<meta property=\"article:published_time\" content=\"2023-02-08T14:58:19+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2026-03-02T20:43:40+00:00\" \/>\n<meta property=\"og:image\" content=\"http:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-3.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"669\" \/>\n\t<meta property=\"og:image:height\" content=\"350\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"Xiaoting Gu\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:creator\" content=\"@thermofisher\" \/>\n<meta name=\"twitter:site\" content=\"@thermofisher\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Xiaoting Gu\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"6 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\\\/\"},\"author\":{\"name\":\"Xiaoting Gu\",\"@id\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/#\\\/schema\\\/person\\\/c458b7294b0a978d6cfc33e886ec90c6\"},\"headline\":\"How Advanced Metrology Workflows Solve Critical 3D NAND Structure Challenges\",\"datePublished\":\"2023-02-08T14:58:19+00:00\",\"dateModified\":\"2026-03-02T20:43:40+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\\\/\"},\"wordCount\":1029,\"commentCount\":0,\"image\":{\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/wp-content\\\/uploads\\\/sites\\\/23\\\/2023\\\/02\\\/3D-NAND-Figure-3.jpg\",\"keywords\":[\"3D NAND\",\"Electronics\\\/Semiconductors\",\"Failure Analysis\",\"FIB\",\"SEM\"],\"articleSection\":[\"DualBeam (FIB-SEM)\",\"Failure Analysis\",\"General\",\"Semiconductor\"],\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\\\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\\\/\",\"url\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\\\/\",\"name\":\"3D NAND Structure - 3D Metrology - Illuminating Semiconductors\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/wp-content\\\/uploads\\\/sites\\\/23\\\/2023\\\/02\\\/3D-NAND-Figure-3.jpg\",\"datePublished\":\"2023-02-08T14:58:19+00:00\",\"dateModified\":\"2026-03-02T20:43:40+00:00\",\"author\":{\"@id\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/#\\\/schema\\\/person\\\/c458b7294b0a978d6cfc33e886ec90c6\"},\"description\":\"Modern 3D NAND structure design creates unique semiconductor manufacturing challenges. Advanced 3D metrology solutions help overcome them.\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\\\/#primaryimage\",\"url\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/wp-content\\\/uploads\\\/sites\\\/23\\\/2023\\\/02\\\/3D-NAND-Figure-3.jpg\",\"contentUrl\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/wp-content\\\/uploads\\\/sites\\\/23\\\/2023\\\/02\\\/3D-NAND-Figure-3.jpg\",\"width\":669,\"height\":350,\"caption\":\"Targeted memory array on a commercial 3D NAND Device\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/www.thermofisher.com\\\/blog\\\/semiconductors\\\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"How Advanced Metrology Workflows Solve Critical 3D NAND Structure Challenges\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/#website\",\"url\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/\",\"name\":\"Illuminating Semiconductors\",\"description\":\"Semiconductor manufacturing stories and solutions about a more connected, more autonomous, and smarter world\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/semiconductors\\\/#\\\/schema\\\/person\\\/c458b7294b0a978d6cfc33e886ec90c6\",\"name\":\"Xiaoting Gu\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/dcf6f47b319fb3008c86429264ffa1536eb51265f4dc6861759e105b0f4e8c25?s=96&d=mm&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/dcf6f47b319fb3008c86429264ffa1536eb51265f4dc6861759e105b0f4e8c25?s=96&d=mm&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/dcf6f47b319fb3008c86429264ffa1536eb51265f4dc6861759e105b0f4e8c25?s=96&d=mm&r=g\",\"caption\":\"Xiaoting Gu\"},\"url\":\"https:\\\/\\\/admin.acceleratingscience.com\\\/author\\\/xiaotinggu\\\/\"}]}<\/script>\n<!-- \/ Yoast SEO Premium plugin. -->","yoast_head_json":{"title":"3D NAND Structure - 3D Metrology - Illuminating Semiconductors","description":"Modern 3D NAND structure design creates unique semiconductor manufacturing challenges. Advanced 3D metrology solutions help overcome them.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/","og_locale":"en_US","og_type":"article","og_title":"How Advanced Metrology Workflows Solve Critical 3D NAND Structure Challenges","og_description":"Modern 3D NAND structure design creates unique semiconductor manufacturing challenges. Advanced 3D metrology solutions help overcome them.","og_url":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/","og_site_name":"Illuminating Semiconductors","article_publisher":"https:\/\/www.facebook.com\/thermofisher","article_published_time":"2023-02-08T14:58:19+00:00","article_modified_time":"2026-03-02T20:43:40+00:00","og_image":[{"width":669,"height":350,"url":"http:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-3.jpg","type":"image\/jpeg"}],"author":"Xiaoting Gu","twitter_card":"summary_large_image","twitter_creator":"@thermofisher","twitter_site":"@thermofisher","twitter_misc":{"Written by":"Xiaoting Gu","Est. reading time":"6 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/#article","isPartOf":{"@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/"},"author":{"name":"Xiaoting Gu","@id":"https:\/\/admin.acceleratingscience.com\/semiconductors\/#\/schema\/person\/c458b7294b0a978d6cfc33e886ec90c6"},"headline":"How Advanced Metrology Workflows Solve Critical 3D NAND Structure Challenges","datePublished":"2023-02-08T14:58:19+00:00","dateModified":"2026-03-02T20:43:40+00:00","mainEntityOfPage":{"@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/"},"wordCount":1029,"commentCount":0,"image":{"@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/#primaryimage"},"thumbnailUrl":"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-3.jpg","keywords":["3D NAND","Electronics\/Semiconductors","Failure Analysis","FIB","SEM"],"articleSection":["DualBeam (FIB-SEM)","Failure Analysis","General","Semiconductor"],"inLanguage":"en-US","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/","url":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/","name":"3D NAND Structure - 3D Metrology - Illuminating Semiconductors","isPartOf":{"@id":"https:\/\/admin.acceleratingscience.com\/semiconductors\/#website"},"primaryImageOfPage":{"@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/#primaryimage"},"image":{"@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/#primaryimage"},"thumbnailUrl":"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-3.jpg","datePublished":"2023-02-08T14:58:19+00:00","dateModified":"2026-03-02T20:43:40+00:00","author":{"@id":"https:\/\/admin.acceleratingscience.com\/semiconductors\/#\/schema\/person\/c458b7294b0a978d6cfc33e886ec90c6"},"description":"Modern 3D NAND structure design creates unique semiconductor manufacturing challenges. Advanced 3D metrology solutions help overcome them.","breadcrumb":{"@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/#primaryimage","url":"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-3.jpg","contentUrl":"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-3.jpg","width":669,"height":350,"caption":"Targeted memory array on a commercial 3D NAND Device"},{"@type":"BreadcrumbList","@id":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/3d-nand-structure-3d-metrology-workflows-semiconductor-manufacturing\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/admin.acceleratingscience.com\/semiconductors\/"},{"@type":"ListItem","position":2,"name":"How Advanced Metrology Workflows Solve Critical 3D NAND Structure Challenges"}]},{"@type":"WebSite","@id":"https:\/\/admin.acceleratingscience.com\/semiconductors\/#website","url":"https:\/\/admin.acceleratingscience.com\/semiconductors\/","name":"Illuminating Semiconductors","description":"Semiconductor manufacturing stories and solutions about a more connected, more autonomous, and smarter world","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/admin.acceleratingscience.com\/semiconductors\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Person","@id":"https:\/\/admin.acceleratingscience.com\/semiconductors\/#\/schema\/person\/c458b7294b0a978d6cfc33e886ec90c6","name":"Xiaoting Gu","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/dcf6f47b319fb3008c86429264ffa1536eb51265f4dc6861759e105b0f4e8c25?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/dcf6f47b319fb3008c86429264ffa1536eb51265f4dc6861759e105b0f4e8c25?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/dcf6f47b319fb3008c86429264ffa1536eb51265f4dc6861759e105b0f4e8c25?s=96&d=mm&r=g","caption":"Xiaoting Gu"},"url":"https:\/\/admin.acceleratingscience.com\/author\/xiaotinggu\/"}]}},"taxonomy_info":{"category":[{"value":17,"label":"DualBeam (FIB-SEM)"},{"value":20,"label":"Failure Analysis"},{"value":25,"label":"General"},{"value":19,"label":"Semiconductor"}],"post_tag":[{"value":93,"label":"3D NAND"},{"value":16,"label":"Electronics\/Semiconductors"},{"value":69,"label":"Failure Analysis"},{"value":94,"label":"FIB"},{"value":95,"label":"SEM"}]},"featured_image_src_large":["https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-3.jpg",669,350,false],"author_info":{"display_name":"Xiaoting Gu","author_link":"https:\/\/admin.acceleratingscience.com\/author\/xiaotinggu\/"},"comment_info":0,"category_info":[{"term_id":17,"name":"DualBeam (FIB-SEM)","slug":"dualbeam-fib-sem","term_group":0,"term_taxonomy_id":17,"taxonomy":"category","description":"","parent":0,"count":13,"filter":"raw","meta":[],"cat_ID":17,"category_count":13,"category_description":"","cat_name":"DualBeam (FIB-SEM)","category_nicename":"dualbeam-fib-sem","category_parent":0},{"term_id":20,"name":"Failure Analysis","slug":"failure-analysis","term_group":0,"term_taxonomy_id":20,"taxonomy":"category","description":"","parent":0,"count":14,"filter":"raw","meta":[],"cat_ID":20,"category_count":14,"category_description":"","cat_name":"Failure Analysis","category_nicename":"failure-analysis","category_parent":0},{"term_id":25,"name":"General","slug":"general","term_group":0,"term_taxonomy_id":25,"taxonomy":"category","description":"","parent":0,"count":13,"filter":"raw","meta":[],"cat_ID":25,"category_count":13,"category_description":"","cat_name":"General","category_nicename":"general","category_parent":0},{"term_id":19,"name":"Semiconductor","slug":"semiconductor","term_group":0,"term_taxonomy_id":19,"taxonomy":"category","description":"","parent":0,"count":27,"filter":"raw","meta":[],"cat_ID":19,"category_count":27,"category_description":"","cat_name":"Semiconductor","category_nicename":"semiconductor","category_parent":0}],"tag_info":[{"term_id":93,"name":"3D NAND","slug":"3d-nand","term_group":0,"term_taxonomy_id":93,"taxonomy":"post_tag","description":"","parent":0,"count":1,"filter":"raw","meta":[]},{"term_id":16,"name":"Electronics\/Semiconductors","slug":"electronics-semiconductors","term_group":0,"term_taxonomy_id":16,"taxonomy":"post_tag","description":"","parent":0,"count":25,"filter":"raw","meta":[]},{"term_id":69,"name":"Failure Analysis","slug":"failure-analysis","term_group":0,"term_taxonomy_id":69,"taxonomy":"post_tag","description":"","parent":0,"count":6,"filter":"raw","meta":[]},{"term_id":94,"name":"FIB","slug":"fib","term_group":0,"term_taxonomy_id":94,"taxonomy":"post_tag","description":"","parent":0,"count":2,"filter":"raw","meta":[]},{"term_id":95,"name":"SEM","slug":"sem","term_group":0,"term_taxonomy_id":95,"taxonomy":"post_tag","description":"","parent":0,"count":1,"filter":"raw","meta":[]}],"jetpack-related-posts":[{"id":892,"url":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/faster-time-to-data-in-the-fab-with-multi-ion-species-plasma-fib\/","url_meta":{"origin":270,"position":0},"title":"Faster time to data in the fab with multi-ion species plasma FIB","author":"Swarnim Rawat","date":"October 6, 2025","format":false,"excerpt":"This quarter, I am excited to share the news about a newly released system from Thermo Fisher Scientific that will help accelerate yield ramp and address bottlenecks in fab process control. Process engineers are under intense pressure to tune fab equipment to maximize yield, but things do not always go\u2026","rel":"","context":"In &quot;General&quot;","block_context":{"text":"General","link":"https:\/\/admin.acceleratingscience.com\/semiconductors\/general\/"},"img":{"alt_text":"","src":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2025\/10\/MX1-POV-Blog-Header_1920x450.png?resize=350%2C200&ssl=1","width":350,"height":200,"srcset":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2025\/10\/MX1-POV-Blog-Header_1920x450.png?resize=350%2C200&ssl=1 1x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2025\/10\/MX1-POV-Blog-Header_1920x450.png?resize=525%2C300&ssl=1 1.5x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2025\/10\/MX1-POV-Blog-Header_1920x450.png?resize=700%2C400&ssl=1 2x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2025\/10\/MX1-POV-Blog-Header_1920x450.png?resize=1050%2C600&ssl=1 3x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2025\/10\/MX1-POV-Blog-Header_1920x450.png?resize=1400%2C800&ssl=1 4x"},"classes":[]},{"id":625,"url":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/dram-device-dram-fabrication-tem-metrology\/","url_meta":{"origin":270,"position":1},"title":"Enhancing High-Volume DRAM Manufacturing with Automated TEM Metrology and Characterization","author":"Xiaoting Gu","date":"November 6, 2025","format":false,"excerpt":"Dynamic random-access memory (DRAM) plays a crucial role in computing devices, providing fast access to essential data and allowing them to operate at peak performance. For DRAM device manufacturers, scaling is important as it enables lower cost per unit area by enabling reductions in DRAM cell size. However, as DRAM\u2026","rel":"","context":"In &quot;Failure Analysis&quot;","block_context":{"text":"Failure Analysis","link":"https:\/\/admin.acceleratingscience.com\/semiconductors\/failure-analysis\/"},"img":{"alt_text":"DRAM memory","src":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2024\/04\/DRAM-TEM-Metrology-Blog-Social_1200x630.jpg?resize=350%2C200&ssl=1","width":350,"height":200,"srcset":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2024\/04\/DRAM-TEM-Metrology-Blog-Social_1200x630.jpg?resize=350%2C200&ssl=1 1x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2024\/04\/DRAM-TEM-Metrology-Blog-Social_1200x630.jpg?resize=525%2C300&ssl=1 1.5x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2024\/04\/DRAM-TEM-Metrology-Blog-Social_1200x630.jpg?resize=700%2C400&ssl=1 2x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2024\/04\/DRAM-TEM-Metrology-Blog-Social_1200x630.jpg?resize=1050%2C600&ssl=1 3x"},"classes":[]},{"id":1025,"url":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/advanced-packaging-failure-mechanisms-in-the-ai-era-why-reliability-is-shifting-in-2-5d-and-3d-designs\/","url_meta":{"origin":270,"position":2},"title":"Advanced Packaging Failure Mechanisms in the AI Era: Why Reliability Is Shifting in 2.5D and 3D Designs","author":"Vinay S","date":"May 4, 2026","format":false,"excerpt":"Artificial intelligence (AI) is reshaping semiconductor design. As transistor scaling slows, performance gains are increasingly driven by advanced packaging, especially 2.5D interposers, 3D stacking, hybrid bonding, and high-bandwidth memory (HBM) integration. But this shift is doing more than increasing compute density. This move towards advanced packaging is also fundamentally changing\u2026","rel":"","context":"In &quot;Advanced Packaging&quot;","block_context":{"text":"Advanced Packaging","link":"https:\/\/admin.acceleratingscience.com\/semiconductors\/semiconductor\/advanced-packaging\/"},"img":{"alt_text":"Advanced Packaging Failure Mechanisms in the AI Era: Why Reliability Is Shifting in 2.5D and 3D Designs","src":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/05\/why-ai-demands-blog-header-1920x450-1.png?resize=350%2C200&ssl=1","width":350,"height":200,"srcset":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/05\/why-ai-demands-blog-header-1920x450-1.png?resize=350%2C200&ssl=1 1x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/05\/why-ai-demands-blog-header-1920x450-1.png?resize=525%2C300&ssl=1 1.5x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/05\/why-ai-demands-blog-header-1920x450-1.png?resize=700%2C400&ssl=1 2x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/05\/why-ai-demands-blog-header-1920x450-1.png?resize=1050%2C600&ssl=1 3x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/05\/why-ai-demands-blog-header-1920x450-1.png?resize=1400%2C800&ssl=1 4x"},"classes":[]},{"id":1047,"url":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/non-destructive-semiconductor-defect-detection-advanced-packaging-technology\/","url_meta":{"origin":270,"position":3},"title":"Non-Destructive Semiconductor Defect Detection\u00a0in\u00a0Advanced Packaging\u00a0Technology","author":"Swarnim Rawat","date":"July 1, 2026","format":false,"excerpt":"Key highlights Compared to conventional package designs, semiconductor defect detection\u00a0is\u00a0more difficult\u00a0for\u00a0advanced packaging\u00a0because failure sites are smaller,\u00a0more deeply embedded, and\u00a0are\u00a0distributed across more material interfaces\u00a0 Non-destructive techniques such as X-ray computed tomography, scanning acoustic microscopy, and lock-in thermography provide critical information on advanced\u00a0packages\u00a0that can\u00a0facilitate\u00a0higher-resolution analysis with destructive techniques\u00a0 A full workflow that\u2026","rel":"","context":"In &quot;Advanced Packaging&quot;","block_context":{"text":"Advanced Packaging","link":"https:\/\/admin.acceleratingscience.com\/semiconductors\/semiconductor\/advanced-packaging\/"},"img":{"alt_text":"Advanced packaging","src":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/07\/advanced-packaging-social-1080x1080-1.jpg?resize=350%2C200&ssl=1","width":350,"height":200,"srcset":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/07\/advanced-packaging-social-1080x1080-1.jpg?resize=350%2C200&ssl=1 1x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/07\/advanced-packaging-social-1080x1080-1.jpg?resize=525%2C300&ssl=1 1.5x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/07\/advanced-packaging-social-1080x1080-1.jpg?resize=700%2C400&ssl=1 2x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2026\/07\/advanced-packaging-social-1080x1080-1.jpg?resize=1050%2C600&ssl=1 3x"},"classes":[]},{"id":471,"url":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/tem-lamella-preparation-dictates-semiconductor-data-quality\/","url_meta":{"origin":270,"position":4},"title":"High-Quality TEM Lamella Preparation: Critical Factors and Best Practices","author":"David Akerson","date":"September 2, 2025","format":false,"excerpt":"Introduction: The quality of transmission electron microscopy (TEM) lamella preparation directly determines the accuracy and reliability of semiconductor characterization, metrology, and failure analysis data. This article examines the key challenges and solutions in creating high-quality TEM samples for advanced semiconductor applications. Why is TEM sample quality so critical now? The\u2026","rel":"","context":"In &quot;DualBeam (FIB-SEM)&quot;","block_context":{"text":"DualBeam (FIB-SEM)","link":"https:\/\/admin.acceleratingscience.com\/semiconductors\/dualbeam-fib-sem\/"},"img":{"alt_text":"TEM lamella preparation","src":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/06\/Helios-5-Fam-Social-Three_1200x630-no-text-no-logo.jpg?resize=350%2C200&ssl=1","width":350,"height":200,"srcset":"https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/06\/Helios-5-Fam-Social-Three_1200x630-no-text-no-logo.jpg?resize=350%2C200&ssl=1 1x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/06\/Helios-5-Fam-Social-Three_1200x630-no-text-no-logo.jpg?resize=525%2C300&ssl=1 1.5x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/06\/Helios-5-Fam-Social-Three_1200x630-no-text-no-logo.jpg?resize=700%2C400&ssl=1 2x, https:\/\/i0.wp.com\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/06\/Helios-5-Fam-Social-Three_1200x630-no-text-no-logo.jpg?resize=1050%2C600&ssl=1 3x"},"classes":[]}],"jetpack_sharing_enabled":true,"jetpack_featured_media_url":"https:\/\/admin.acceleratingscience.com\/semiconductors\/wp-content\/uploads\/sites\/23\/2023\/02\/3D-NAND-Figure-3.jpg","_links":{"self":[{"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/posts\/270","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/users\/1518"}],"replies":[{"embeddable":true,"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/comments?post=270"}],"version-history":[{"count":0,"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/posts\/270\/revisions"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/media\/283"}],"wp:attachment":[{"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/media?parent=270"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/categories?post=270"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/tags?post=270"},{"taxonomy":"division","embeddable":true,"href":"https:\/\/www.thermofisher.com\/blog\/semiconductors\/wp-json\/wp\/v2\/division?post=270"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}